



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/938,643	08/27/2001	Hajime Akimoto	A8319.0002	2809
24998	7590	01/12/2004		
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP				
2101 L STREET NW				
WASHINGTON, DC 20037-1526				
			EXAMINER	
			SHAPIRO, LEONID	
			ART UNIT	PAPER NUMBER
			2673	

DATE MAILED: 01/12/2004

8

Please find below and/or attached an Office communication concerning this application or proceeding.

Advisory Action

Application No.

09/938,643

Applicant(s)

AKIMOTO ET AL.

Examiner

Leonid Shapiro

Art Unit

2673

--The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

THE REPLY FILED 17 December 2003 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE. Therefore, further action by the applicant is required to avoid abandonment of this application. A proper reply to a final rejection under 37 CFR 1.113 may only be either: (1) a timely filed amendment which places the application in condition for allowance; (2) a timely filed Notice of Appeal (with appeal fee); or (3) a timely filed Request for Continued Examination (RCE) in compliance with 37 CFR 1.114.

PERIOD FOR REPLY [check either a) or b)]

- a) ☒ The period for reply expires 3 months from the mailing date of the final rejection.
- b) ☐ The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection.
- ONLY CHECK THIS BOX WHEN THE FIRST REPLY WAS FILED WITHIN TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f).

Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

1. ☐ A Notice of Appeal was filed on _____. Appellant's Brief must be filed within the period set forth in 37 CFR 1.192(a), or any extension thereof (37 CFR 1.191(d)), to avoid dismissal of the appeal.
2. ☐ The proposed amendment(s) will not be entered because:
- (a) ☐ they raise new issues that would require further consideration and/or search (see NOTE below);
 - (b) ☐ they raise the issue of new matter (see Note below);
 - (c) ☐ they are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for appeal; and/or
 - (d) ☐ they present additional claims without canceling a corresponding number of finally rejected claims.

NOTE: _____

3. ☐ Applicant's reply has overcome the following rejection(s): _____.
4. ☐ Newly proposed or amended claim(s) _____ would be allowable if submitted in a separate, timely filed amendment canceling the non-allowable claim(s).
5. ☒ The a) ☐ affidavit, b) ☐ exhibit, or c) ☒ request for reconsideration has been considered but does NOT place the application in condition for allowance because: See Continuation Sheet.
6. ☐ The affidavit or exhibit will NOT be considered because it is not directed SOLELY to issues which were newly raised by the Examiner in the final rejection.
7. ☐ For purposes of Appeal, the proposed amendment(s) a) ☐ will not be entered or b) ☐ will be entered and an explanation of how the new or amended claims would be rejected is provided below or appended.

The status of the claim(s) is (or will be) as follows:

Claim(s) allowed: _____

Claim(s) objected to: _____

Claim(s) rejected: _____

Claim(s) withdrawn from consideration: _____


8. ☐ The drawing correction filed on _____ is a) ☐ approved or b) ☐ disapproved by the Examiner.
9. ☐ Note the attached Information Disclosure Statement(s) (PTO-1449) Paper No(s). _____
10. ☐ Other: _____

Continuation of 5. does NOT place the application in condition for allowance because it is not persuasive.

On page 9, 1st, 3rd and 4th paragraphs of Remarks filed 08-21-03, Applicants stated, that Nakajima, Negishi and Yamagata et al. fail to disclose all of the limitations of claim 1, like "impedance converters connected to an output of a ladder resistor, gray level voltage wires constituting output lines connected to the impedance converters...". The same in 3rd paragraph regarding Negishi and Yamagata et al. references. The same in 4th paragraph, in relation to connection between data latch and gates of each transistor Tr. However, Negishi et al. teaches ladder resistor portion and impedance converter (See Fig. 2, items 20-21, in description See from Col. 2, Line 64 to Col. 3, Lines 15), which is connected in 103 rejection to Nakajima et al. reference, which disclosing display panel with drive unit and output wires (See Fig. 1, item 120, in description See Col. 3, Lines 7-14). The voltage selector output and gray level voltage wires shown by Yamagata (See Fig. 2, item 3, NLN, in description See page 4, paragraph 0063).

Also Applicants stated, that Nakajima differs from Applicant's invention since the number of impedance converters need not to be as many as number of signal lines as in Nakajima. However, claim 1 does not have above mentioned limitation. The same related to the transferring phases.

On page 10, 2nd and 3rd and 4th paragraphs of Remarks filed 08-21-03, Applicants stated Kane does not disclose a plurality of gray level voltage wires connected to an output of the ladder resistor and so on. However, all those limitations were disclosed by the combinations Nakajima, Negishi and Yamagata et al. references, as stated above. Kane teaches only limitation related to the third phase when the analog image signal voltages are to be written onto the signal line (See Fig. 5-6, items 550, 530, 510, PRECHARGE, AUTOZERO, WRITE DATA, in description See from Col. 5, Line 43 to Col. 6, Line 50).



VIJAY SHANKAR
PRIMARY EXAMINER